This paper proposes and investigates schemes for hardening the conventional CMOS cross-coupled DRAM sense amplifier to single event upset (SEU). These schemes, adapted from existing SRAM hardening techniques, are intended to harden the dynamic random access memory to bitline-mode errors during the sensing period. Simulation results indicate that a 9kΩ L-resistor hardening scheme provides greater than 24-fold improvement in critical charge over a significant part of the sensing period. Also proposed is a novel single event (SE) mirroring concept for SEU hardening of DRAMs. This concept has been implemented for hardening the bitlines to hits on diffusion regions connected to the lines during the highly susceptible highimpedance state of the bitlines. It is shown to result in over 26-fold improvement in the level of critical charge using a 2pF dynamic capacitive coupling.
I. INTRODUCTION
Single event upsets (SEUs) present a threat to all memory systems in space environment. Of these, dynamic random access memories (DRAMs) are particularly susceptible. The inherent sensitivity of DRAMs to particle strikes, even to packaging-induced alpha particles, has been a major obstacle to their use in space systems. However, the size, density, and low power consumption of DRAM circuits present distinct advantages over SRAM counterparts. With the current trend toward the use of commercial technologies in space systems, it may be advantageous to reconsider the design of state-ofthe-art DRAMs with improved radiation resistance in mind.
Single event errors in DRAMs can be classified into two principle classes: 1) cell errors, which occur when an ion depletes charge stored on the capacitance of a memory cell and 2) bitline errors, which occur when an ion deposits or depletes charge on the diffusion region of transistors connected directly to the bitlines, leading to an erroneous read/write operation and subsequent misinterpretation of the stored information. In a companion paper [1] , our group presents a novel design technique for a radiation-resistant DRAM cell. This cell is resistant to direct cell SE strikes, but maintains the same vulnerability to bitline upsets as conventional DRAM cells. In this paper, we explore methods to minimize bitline-mode errors in the conventional DRAM.
Among the diffusion regions connected to the bitlines are those of the transistors in the sense amplifiers and the access transistors in the cells, as seen in Figure 1a . Nonetheless, despite the fact that sense amplifier arrays typically bear a small area ratio to the total memory array area, they play a dominant role in determining the bitline-mode error rate and in turn the total failure rate [2] . This can be attributed to the fact that in a p-well technology, as is typical in DRAMs, nchannel hits collect far less charge than p-channel hits. While the diffusion nodes of the n-channel cell array that are connected to the bitline are protected by wells, p-channel transistors in the sense amplifier are unprotected by the same and are therefore highly susceptible to the incidence of energetic ions. However, since the area occupied by the sense amplifiers is small, a greater area penalty can be accepted in improving sense amplifier hardness without considerable degradation in the overall density, than can be accepted in the individual memory cells. This is an assumption we will exploit in the following sections.
Previous works have considered schemes for general performance improvements (increased noise immunity) leading indirectly to slight SEU tolerance of DRAM bitlines. However, we know of no prior circuit technique that hardens the bitlines to significant levels. Section II characterizes, in general, the SEU susceptibility of present-day commercial DRAMs. In section III we discuss the application of traditional 6-transistor SRAM hardening schemes to CMOS sense amplifiers and compare them in the context of immunity of sense amplifiers to SEU and accompanied performance degradation. A new hardening concept that exploits the symmetry of the bitlines is proposed in section IV while section V deals with the implementation of this concept. The major advantage of this technique, in contrast to adapted SRAM hardening techniques, is its applicability even when the sense amplifier is not enabled.
II. SINGLE EVENT UPSET SUSCEPTIBILITY OF DRAMS

A. DRAM SEU Characteristics
This paper assumes a bitline parasitic capacitance of 300fF and a storage capacitance of 30fF applicable to megabit DRAMs [3] . All simulations are based on a 1.2µm technology. Single event hits were modeled using an exponential current source with rise time and fall time constants of 26ps and 260ps respectively [4] .
Soft error rate (SER) in a DRAM is determined as a sum of errors due to bitline and cell errors. It has been shown that bitline-mode errors becomes the major upset mode with increasing DRAM speed [2] . Minimization of bitline errors is, therefore, vital towards achieving lower SER.
The DRAM has two cycles --write and read cycle. Particle strikes during the write cycle do not lead to errors because the datalines are held at externally determined voltage levels. During the read cycle, however, the datalines are highly susceptible to SEU. Four time-zones have been isolated from the entire read cycle for qualitative analysis.
B. Temporal Regions of Susceptibility
The first zone of the read cycle is the equalizing period during which signal φ 2 is impressed, activating equalizing transistor Meq, shown in Figure 1 , to precharge both the bitlines. Since the bitlines are actively shorted, this zone is not vulnerable to SEU, and is therefore considered irrelevant in the context of SEU susceptibility evaluation.
The second zone, as shown in Figure 1b , is the period during which the bitlines are de-linked from all active circuitry causing the bitline parasitic capacitance to float at the precharge voltage level. The vulnerable nodes during this time are nodes of transistors comprising the cross-coupled structure of the sense amplifier (M1, M2, M3, M4), both nodes of the equalizing transistor Meq and all the cell transistor nodes connected directly to the bitlines. A hit during this period results in charge deposition/depletion from the precharged bitline capacitances leading to voltage excursions on the lines. This zone is extremely susceptible to SEU with a critical charge level simulated to be 54fC.
The third zone refers to the period during which the lines are differentiated by the sense voltage; nevertheless, are in high impedance state and are as susceptible to SEU as in the second zone. The susceptible nodes for this period are the same as for the previous zone.
The fourth zone is the period of sensing, during which the sense amplifier is enabled by signal φ 1 to amplify the generated sense voltage. During this zone, the bitlines are directly connected to active elements that are capable of driving current, nevertheless, there is a substantial portion of time during which the latch configuration is susceptible to hits. The reverse bias across the diffusion nodes directly linked to the bitlines is subject to variation during the sensing period in contrast to a constant bias of half-Vdd during zones II and III. A study of variation of charge collection with reverse bias [5] indicates that increase in reverse bias beyond a certain value dramatically increases charge collection efficiency of the junction. This characteristic amplifies the necessity of hardening the sensing phase. The critical charge during the sensing, as obtained from simulations, starts at a low of 54fC and saturates at 1.56pC in 12ns.
III. SEU HARDENING OF THE ACTIVE SENSE AMPLIFIER
This section explores the possibility of applying SRAM hardening techniques to the cross-coupled DRAM sense amplifier. These schemes are applicable towards raising critical charge levels expressly during the period the sense amplifier is enabled (zone 4).
Both the CMOS six-transistor cross-coupled sense amplifier (SA) and the basic 6-transistor SRAM cell are essentially back-to-back coupled inverters, with an additional two transistors in the sense amplifier for realizing dynamic (clocked) operation. It may seem logical, therefore, that schemes used for hardening the SRAM could well be used for achieving the same objective in the sense amplifier.
The issue of hardening the SRAM to single event upset has been of immense concern and the past decade has seen several elegant solutions to this problem. While there are some schemes that are solely applicable to the SRAM, like the low power SEU immune memory cell proposed by Whitaker [6] , and cannot be applied to the sense amplifier, there are several possible candidates to solving the SEU problem in sense amplifiers. The following sub-sections delve into possible single event upset hardening schemes for the cross-coupled CMOS sense amplifier.
A. Resistive Decoupling
Resistive decoupling, first proposed by R.L.Nielsen was adapted as an SRAM hardening technique in 1982 [7, 8] . This scheme has been shown to be very effective; nevertheless, high density SRAM requires decoupling resistance in excess of 100kΩ and is accompanied by write time degradation.
Resistances placed in the feedback loop of the SRAM cell [9, 10, 11] , in principle, result in low-pass filtering between the two inverters and serve to minimize the regenerative feedback for the high frequency components of the single event (SE) generated spike. However, sense amplifiers are analog components, and actively operate at or near the metastable voltage state. Resistive decoupling in the DRAM sense amplifier is realized by placing resistances Rf1 and Rf2 in the feedback path of the cross-coupled structure shown in Figure 1a . Extensive SPICE simulations reveal that, while this technique does improve the SE immunity of the bitlines towards hits on sensitive nodes connected to the lines once they have reached steady state, it actually reduces immunity of the lines when operating in the metastable state. The latter is most important since the crucial sensing operation occurs on very small voltage differentials near the metastable point. Figure 2 , obtained from computer simulations, for resistive decoupling in the cross-coupled sense amplifier, illustrates this behavior. The figure is a 3-dimensional plot of critical charge against decoupling resistance measured at various times from the start of sensing. This response can be explained in the following manner. Resistive decoupling minimizes the regenerative gain of the amplifier leading to greater hardening. There is, however, a concomitant increase in sense time which translates to the fact that the bitline voltage levels are in proximity to each other for a greater length of time leading to reduced critical charge levels. This factor remains dominant till such time that the sensing operation is complete.
B. Gated Resistance SEU Hardening
Using gated resistors instead of passive resistors was proposed in 1992 by L.R.Rockett [12] to minimize the write time degradation in SRAMs. It may be possible to modify this scheme by allowing the resistance to remain low until the bitline voltage levels achieve stable state. However, this is of little use in hardening the SA during the metastable region, which is of prime concern here.
C. T-Resistor Hardening
Conceived in 1986, the T-resistance hardening scheme was shown to be very effective in SEU hardening of the SRAM [10, 13] . It also possessed the added benefit of lower write time degradation. The T-resistance technique as applied to the sense amplifier is shown in Figure 3 . The basic principle of this technique is that resistances employed in series with transistors M1, M2, M3, M4 result in a voltage divider mechanism. An SE induced perturbation due to a hit at the drain of these transistors or nodes connected to the source of these transistors results in a spike of reduced amplitude at the bitline. This technique proves to be strikingly effective in enhancing the critical charge for SAs in both the metastable and latched regions for low values of resistance. Figure 4 shows the variation of critical charge of the bitlines with T-Resistance for a p-hit at various times measured from the start of the sensing period. A corresponding plot for n-hits is similar in shape to this plot. The feedback resistance is kept at zero because it is not considered necessary to harden the lines against hits on the cell transistors due to the fact that they are placed in a well. The presence of the well minimizes charge collection at the diffusion node because of truncation of the charge track and by charge sharing with the well-substrate junction. The fact that the contribution of the n-channel array transistors to bitline errors is insignificant has been experimentally verified [2] . A T-resistance of 15kΩ with zero feedback resistance has raised the SEU critical charge level from 1.04pC to 25.64pC for a p-hit at 8ns after start of sensing, representing more than a 24-fold improvement in critical charge. Critical charge increases with increasing resistance until it reaches a maximum; further increase in resistance only reduces the charge required for upsetting the sensing operation. There are two competing processes that operate simultaneously --the increase in hardening because of the voltage division mechanism and the increase in susceptibility due to the increase in sense time. The variation of sense time with resistance is shown in Figure 5 . While the former dominates for low values of resistance, the roles are reversed for high values of resistance. All three curves reach a maximum for a resistance of approximately 15kΩ. Figure 4 thus provides us with an empirical design criterion to aid in the practical implementation of this scheme.
A notable advantage of this scheme is that only small values of resistances are required to achieve a large increase in the hardening level. Low value resistors are desirable because of lower associated process level variations, lower temperature coefficient [12] and smaller area required for fabrication. A T-resistance scheme with low resistance values would also not lead to the reliability problem of the type identified by J.E.Vinson [14] that concerned latent failure mechanisms due to gate defects in MOS transistors. Figure 6 compares the level of hardening that can be achieved by using Rt = 15kΩ with the unhardened sense amplifier for the period during the sensing. The critical LET values have been obtained by assuming a collection depth of 2µm [15 ] . CREME simulations using Adams 90% worst case environment indicates a soft error rate of 1.2E-14 errors/bitday for a t-resistance of 15K for hits at 5ns after start of sensing in comparison to a SER of 4.3E-07 errors/bit-day for the unhardened version.
D. L-Resistance Hardening
L-Resistive Hardening is a derivative of the T-resistance hardening technique based on the charge collection differences between transistors with and without the well [10, 16] . The symmetric T-hardening assumes equal charge collection factors for n-and p-channel devices in the sense amplifier and serves to harden the bitlines to hits on these devices to the same extent. The L-hardening scheme (with zero decoupling resistance) can be arrived at by extending the well-protection argument to the n-channel transistors in the sense amplifier (for p-well technology) wherein resistances Rt1 and Rt2 (as seen in Figure 3 ) are put to zero. For an nwell technology resistances Rt3 and Rt4 are removed. It must be noted here that the absence of the n-channel drain resistors (assuming a p-well technology) leads to a reduction in the voltage divider ratio, giving us the flexibility of reducing the p-channel resistances (that we will call RL3 and RL4 for convenience) without sacrificing SEU protection. This is substantiated by simulation results shown in Figure 4 . Figure  7 shows that the critical charge enhancement provided by this scheme far surpasses that provided by the T-resistance technique throughout the sensing period. A 9kΩ resistance provides approximately a 30-fold improvement in critical charge for a p-hit at 8ns into the sensing. As is quite apparent, this design of sense amplifier offers the best results.
E. Diode Decoupling
The concept of diode decoupling as propounded in [17] is an innovative method of SEU hardening of SRAMs, providing essentially a selective resistive decoupling mechanism. This design provides for a diode feedback in place of conventional resistors. This design along with an earlier diode hardening scheme [18] is currently under study by our group.
IV. IDEAL SEU HARDENING OF THE PRECHARGED SENSE AMPLIFIER : SE MIRRORING
The preceding section describes resistive hardening techniques for raising critical charge levels during the period of sensing. These techniques, however, are incapable of hardening the highly sensitive high-impedance state. This section proposes a novel generalized concept called single event mirroring for enhancing critical charge in DRAMs and other symmetrical devices. This concept has been expressly implemented for hardening the high-impedance state of the DRAM and is described in the next section. This section characterizes mirroring in its conceptual form for possible use towards bitline hardening due to hits on diffusion regions connected directly to the lines in all three susceptible zones i.e. the floating period (zone 2 and 3) and the sensing period (zone 4).
A sense amplifier is an analog differential amplifier that operates on two precharged bitlines connected to the memory cell and a sister dummy cell. That is, it rejects commonmode signals appearing on both bitlines, and amplifies small differences in voltage between the two lines, thus sensing a high or low state on the memory cell capacitance. A single event upset imparts a differential signal to the inputs of the sense amplifier that may subsequently result in an erroneous read. An SE induced voltage perturbation on a bitline is mirrored, or replicated, by means of hardware, onto the opposite bitline; transforming the differential SE perturbation into a common-mode signal. This technique advantageously uses the common-mode rejection of the amplifier to minimize the possibility of the SE generated signal being viewed by the sense amplifier as a legitimate signal.
Unlike the schemes presented in the previous section, SE mirroring improves the immunity of the bitlines when the sense amplifier is in the floating precharged state, the most vulnerable and crucial state. Immediately prior to reading, the bitlines are precharged to a reference level and then isolated from all current drive. This is to allow the very small charge stored in the memory cell to slightly perturb the differential state so that latching (high-gain amplification) of the result can occur. Once latched, the sense amplifier is relatively insensitive to SE strikes, due to the high-gain positive feedback. However, any small perturbation of the reference voltage while in the floating, precharged state will introduce an offset that could be misinterpreted by the sense amplifier as the stored information.
Another attractive feature of mirroring is a large scale reduction of array noise interference [19] . This is especially significant in high density DRAMs in which array interbitline coupling noise has emerged as a serious problem. Differential mode mirroring could prove to be an effective deterrent to the problem caused by array noise.
A. SE mirroring operation When the sense amplifier is disabled (time zones II and III):
During this stage, the bitline capacitances are floating at the precharge voltage levels or have a voltage difference equal to the sense voltage (time zones II and III respectively).
An SE hit during this state results in an erroneous voltage difference between bitlines, leading to a subsequent read error. Mirroring the SE voltage perturbation on the opposite bitline serves to minimize the discrepancy between the lines.
When the sense amplifier is enabled (time zone IV):
A replication of a hit on the diffusion region connected to the opposite bitline node would convert the originally differential mode signal into a common mode signal and thus lead to its subsequent rejection by the amplifier. The dominant condition necessary for error during the metastable state of the sense amplifier is an intersection of the voltage levels on the two bitlines. There are two ways by which mirroring prevents an intersection. Firstly, replicating a particle strike on the complementary node pushes the voltage level on that node away from that on the hit node. Secondly, the subsequent voltage excursion on the complementary node is regeneratively fed back to the originally hit node tending to arrest further expansion of the source spike. Mirroring, thus, tends to exploit the regenerative feedback of the back-to-back coupled inverter structure to prevent error.
B. Simulation results of ideal mirroring:
Though an abstraction that can be achieved only through computer simulation, ideal mirroring (in which an SE bitline current induces a similar current on the opposite bitline) serves as a good reference for comparing physically realizable schemes. We have found that best results, in terms of hardening, are obtained when the mirrored pulse has a peak current bearing a non-unity ratio to that of the original SE pulse. The optimal ratio ensures that n and p hits of equal magnitude result in equal sense voltages, thus maximizing the hardening level for both types of hits. The optimal ratio has been obtained theoretically and considers all cases of hits n-hit, p-hit, bitline diffusion region hit or bitline-bar diffusion region hit for a read '0' or '1' operation. However, the gains are dependent on the where the cell being read is connected. For a cell being read on the bitline, the mirroring gains are g(bl-blb)= 0.9091 and g(blb-bl)=1.1 for hits on the bitline node and the bitline-bar node respectively. Here g(blblb) refers to the mirroring gain from bitline to bitline-bar. The situation is analogous for a cell being read on bitline-bar. While such an optimal mirroring scheme is not employed in the mirroring implementation we propose, it may be possible to incorporate this in future schemes.
Simulations of SE strikes during the pre-read interval when the bitlines are floating (the most vulnerable interval) show that optimal mirroring raises the critical charge of 54fC for a conventional DRAM to beyond 200pC (3 orders of magnitude increase) for the mirrored sense amplifier. Such a high level of critical charge would make the sense amplifier virtually immune to upset. Figure 10 . Bitline-mode error reduction using DCC. A 520fC SE strike during the precharged period is shown to cause no error. A coupling capacitance of 2pF has been used here.
V. REALIZATION OF SE MIRRORING : DYNAMIC CAPACITIVE COUPLING
A. Operation of Dynamic Capacitive Coupling (DCC)
While SE mirroring can be implemented using a filter with a carefully designed cut-off frequency to sense only the SE perturbation (and not a valid read signal), this method has proven difficult to realistically implement. We propose dynamic capacitance coupling (DCC), a scheme in which a capacitor is connected across the bitlines during the interval when they are floating at precharge levels. This scheme is analogous to static capacitive coupling, exploited for the purposes of SEU hardening of the SRAM [20] and is specifically targeted towards the hardening of zone 2. Figure 8 shows the circuitry involved for the proposed scheme. The dynamic capacitor is connected across the bitlines through transistors that are activated by signal φ 3 as shown in Figure 9 . The capacitive coupling translates the SE hit from one line to the other and converts the SE induced differential signal to a common mode signal. It also leads to a reduction in charge collected by the bitline capacitance because of charge migration to the complementary node. Figure 10 shows a simulation of a particle strike on a sensitive node connected to the bitline during the floating period being prevented from upset due to the mirroring action of DCC. Figure 11 shows simulation results for variation of critical charge with the value of the coupling capacitance for n-channel SE strikes prior to a read '1' operation. A 2pF capacitance introduces a factor of 26.6 increase in critical charge. This critical charge represents an SER of 4.8E-10 errors/bit-day compared to 1.5E-05 errors/bit-day for the conventional DRAM, estimated using CREME for Adam's 90% worst case environment (considering only bitline-mode errors for hits during the precharge period ). The results for read '0' are completely analogous to the results for read '1'.
Analyzing Figure 8 with ideal capacitances and MOSFET switches, an approximate analytical description of the voltage differential existing between the bitlines following an SE strike can be determined. Given that Qcoll is the collected charge, taken as positive for an n-channel hit and negative for a p-channel hit, the sense voltage (SV) differential is:
where CS is cell capacitance, CB is the bitline capacitance, CC is the coupling capacitance and VS is the stored voltage in the cell. Figure 12 shows a plot of equation (1) for various values of coupling capacitance. This figure provides a good qualitative insight into the working of the circuit. The role of the coupling capacitance is to introduce a tuning factor
2 that governs the slope of the sense voltage versus collected charge curves. An interesting result is that at K=1, the sense voltage becomes independent of collected charge (shown by the Cc=3000fF curve). However, while this state does ensure high immunity to SEU, it does not necessarily imply that upset is eliminated. At very high collected charge, the common mode effect of mirroring is to perturb both bitline voltages away from the precharge value. The sense amplifier is most sensitive to small differentials when the precharge voltage is V dd /2. For the condition Critical Charge for Bitline (fC)
Coupling Capacitance (fF)
Simulation Results for a n-channel hit on the bitline during the period the lines are afloat at precharge level for a read '1' operation Figure 11 . Variation of critical charge with coupling capacitance. The saturation is attributable to a decreased sensitivity of the SA as discussed in the text.
described above, the sense amplifier sensitivity degrades [21] and sensing may not be executed correctly thus leading to erroneous read. This situation is also reflected in the saturation of the critical charge versus coupling capacitance curve shown in Figure 11 . While Figure 12 is applicable for a read '1' operation, read '0' would be analogous.
B. Implementation Constraints of DCC
The capacitance for the mirroring scheme is large; however, only one capacitor is needed for each sense amplifier and associated column of RAM cells. The capacitance can be fabricated using an array of stacked trench capacitors connected in parallel wherein the area penalty is less than 2% of the total chip area with a capacitor technology demonstrated in [22] .
C. Comparison to Error Detection and Correction Schemes
The area overhead of DCC compares well with corresponding figures for error detection and correction schemes (EDAC) employed for DRAMs. Typical chip area involved for EDAC schemes is the range of 17-50% [23, 24] which is far greater than that for DCC. Further there is a time delay involved with error detection and correction implementations, whereas DCC does not require extra time. Also, there is a limit to the number of errors that EDAC can correct. This is of particular concern in high density DRAMs implemented with cells using trench capacitors wherein a single particle strike can lead to more than one error within one logical word [24] . The mirroring scheme is not impaired with this limitation. EDAC, however, addresses both bitlinemode and cell-mode errors while DCC is limited only to bitline-mode errors.
D. Limitations of DCC
A drawback of DCC is that sufficient timing control must be employed so that φ 3 is disabled as soon as the wordline is enabled. With the currently chosen parameters, a complete overlap of the two signals does not lead to performance degradation. In the case that φ 3 goes low just after the wordline achieves a stable high level, sense signal degradation can be minimized by using small geometry transistors for controlling the capacitive coupling. This leads to an effective increase in the time constant coupling feedback path. Nevertheless, this feature would not hinder the effectiveness of the scheme during the floating period.
E. Net error-rate estimate
A net error-rate estimate can be made for a DRAM employing both DCC and resistive hardening techniques mentioned in section III. Such an estimate is dependent on the duration of various zones in the read cycle.
Considering an approximate timing ratio of 2:1:2 [25] for zones II, III, IV in that order, we obtain an unhardened and hardened net error rates of 1E-05 errors/bit-day and 0.31E-05 errors/bit-day respectively. This yields a 3.22 fold net error rate improvement. All error rates have been computed using CREME for Adam's 90% worst case environment.
An estimate of this nature, however, is overly pessimistic as it tends to be unduly influenced by zone 3 that remains unhardened. This occurs because of the orders of magnitude difference between the error rates for the hardened and unhardened versions for hits during zones II and IV.
The error rates for the hardened zones, it may be pointed out, are 4.8E-10 and 1.5E-05 errors/bit-day for the hardened and unhardened cases for hits through zone II and 1.2E-14 and 4.3E-07 errors/bit-day for hits at 5ns after the start of sensing (zone IV) with and without hardening, respectively.
VI. CONCLUSIONS
Several designs for hardening the conventional crosscoupled sense amplifier employed in present-day DRAMs have been considered. These schemes are targeted for hardening the bitlines towards sensitive node hits during the metastable region of the sense amplifier. While resistive decoupling does improve critical charge levels once the bitlines have achieved steady state, it actually makes the bitlines more susceptible to sense amplifier hits during the most susceptible region of the sensing period. Both T-and Lresistor hardening have shown promising results for hardening of the entire period of sensing. While a Tresistance of 15kΩ results in a 24-fold improvement in critical charge for a particle strike at 7ns from the start of sensing, an L-resistance achieves the same level of hardening with a lower value of 9kΩ. These values of resistances make the sense amplifier "virtually immune" during a major part of sensing. Both these schemes, however, are associated with sense time degradation.
The concept of SEU mirroring has been proposed here as a method for significantly enhancing the immunity of DRAMs to bitline sense amplifier SE hits. This technique is shown to possess the potential of increasing bitline SEU resistance both during the period of sensing and during the most susceptible period when the bitlines are floating. This concept, in its most general form, is expected to open avenues for numerous SEU hardening possibilities. Dynamic capacitive coupling is described as one possible implementation of SEU mirroring.
SPICE simulations indicate that a coupling capacitance as high as 3pF results in a 34 fold improvement of critical charge while a capacitance of a lower value of 500fF possesses critical charge four and a half times greater than an unhardened version of the DRAM. Dynamic capacitive coupling used in conjunction with the T-
